

[illegible]

Sub  
B1

4. A method of routing according to Claim 1, and further comprising the step of selecting the amount of data to be transferred from the FIFO

b6  
b2

6. A method of routing according to Claim 5, and further comprising the step of generating an end-of-frame interrupt when a frame has been completely received within the shared system memory.

b3

8. A method of routing according to Claim 7, and further comprising the step of issuing a command to a direct memory access unit of the network device to transfer data from the FIFO receive memory to the shared system memory after the communications processor has received the start-of-packet interrupt.

9. A method of routing according to Claim 8, and further comprising the step of arbitrating use of a system bus between the direct memory access unit and a bus arbitration unit.

Sub  
B4

16. A method according to Claim 10, and further comprising the step of generating a start-of-

[illegible]

Sub  
B5



20. A method of routing according to Claim 19, and further comprising the step of transferring data from the FIFO receive memory through a direct memory access unit of the network device.

21. A method of routing according to Claim 20, and further comprising the step of generating an interrupt signal to the host processor after the direct access memory unit has transferred data to the  
5 shared system memory.

22. A method of routing according to Claim 19, and further comprising the step of receiving the balance of the frame completely within the shared system memory.

23. A method of routing according to Claim 22, and further comprising the step of generating an end-of-frame interrupt when a frame has been completely received within shared system memory.

24. A method of routing according to Claim 19, and further comprising the step of generating a start-of-packet interrupt to a communications processor of the network device when the data received  
5 within the FIFO receive memory has reached a watermark value.

25. A method of routing according to Claim 24, and further comprising the step of issuing a command to a direct memory access unit of the network device to transfer data from the FIFO receive memory to  
5 the shared system memory after receiving the start-of-packet interrupt.

20250505 092000

Sub  
B7

26. A method of routing according to Claim 19, and further comprising the step of arbitrating use of a system bus between the direct memory access unit and a bus arbitration unit of the network device.

27. A system for routing network-based data arranged in frames comprising:

a FIFO receive memory of a network device for receiving at least a first portion of a frame, wherein the first portion of the frame includes data having preselected address fields;

a host processor;

a shared system memory that exists between the network device and host processor for receiving data, including the preselected address fields, from the FIFO receive memory;

a direct memory access unit for transferring a burst of data from the FIFO receive memory to the shared system memory; and

a communications processor for selecting the amount of data to be transferred from the FIFO receive memory to the shared system memory based on the desired address fields to be analyzed by the host processor.

28. A system according to Claim 27, and further comprising an interrupt bus connected between the FIFO receive memory and communications processor, wherein said FIFO receiver memory includes an interrupt generator for generating an interrupt to the communications processor along the bus.

29. A system according to Claim 27, and further comprising a FIFO bus between the direct memory access unit and the FIFO receive memory on which data is transferred from the FIFO receive memory and through

860260 32029160

Sub  
BP

30. A system according to Claim 27, and further comprising a controller bus connected between the communications processor and the direct memory access unit through which data transfer commands are issued from the communications processor to the direct memory access unit to transfer data.

32. A system for routing network-based data arranged in frames comprising:

a shared memory for receiving data, including any preselected address fields; and

a network device having:

10           a plurality of ports, each port including a FIFO receive memory for receiving at least a first portion of a frame, wherein the first portion of the frame includes data having preselected address fields;

15           a direct memory access unit for transferring a burst of data from the receive memory to the shared system memory; and

20           a communications processor for selecting the amount of data to be transferred from the receive memory based on the desired address fields to be analyzed by the host processor.

Sub  
a1

33. A system according to Claim 32, and further comprising an interrupt bus connected between the FIFO receive memory and communications processor, wherein said HDLC ports include an interrupt generator for generating an interrupt to the communications processor along the bus.

34. A system according to Claim 32, and further comprising a FIFO bus connected between the direct memory access unit and the receive memory on which data is transferred from the receive memory and through the direct memory access unit to the shared system memory.

35. A system according to Claim 32, and further comprising a controller bus connected between the communications processor and the direct memory access unit through which data transfer commands are issued from the communications processor to the direct memory access unit to transfer data.

Sub  
a2

36. A system according to Claim 32, wherein said receive memory has a watermark setting at which the HDLC port issues a start-of-packet interrupt to the communications processor.

37. A system according to Claim 32, wherein said receive memory comprises a first-in/first-out (FIFO) receive memory.

Sub  
B11

38. A network controller having:  
a plurality of ports, each port including a FIFO receive memory for receiving at least a first portion of a frame, wherein the first portion of the frame includes data having preselected address fields;



10 a communications processor for selecting the amount of data to be transferred from the FIFO receive memory based on the desired address fields to be analyzed by a host processor.

39. A network controller according to Claim 38, and further comprising an interrupt bus connected between the FIFO receive memory and communications processor, wherein said ports include an interrupt generator for generating an interrupt to the communications processor along the bus.

40. A network controller according to Claim 38, and further comprising a FIFO bus connected between the direct memory access unit and the FIFO receive memory on which data is transferred from the FIFO receive memory and through the direct memory access unit to a shared system memory.

41. A network controller according to Claim 38, and further comprising a controller bus connected between the communications processor and the direct memory access unit through which data transfer commands are issued from the communications processor to the direct memory access unit to transfer data.

42. A network controller according to Claim 38, wherein said receive memory has a watermark setting at which the port issues a start-of-packet interrupt to the communications processor.

[illegible]

sub  
B12  
add  
B13